发明名称 ERROR DETECTING CIRCUIT
摘要 PURPOSE:To improve reliability by comparing block address data and inherent block address data given to a prescribed memory block for each block respectively. CONSTITUTION:Writing data 17 and their address data 16 are temporarily stored in a register circuit 12, and block address data 21 to give a writing instruction to the prescribed memory block in a memory array 11 are supplied to a comparing circuit 15. Thereafter, inherent block address data 23 given to the memory block and the data 21 are compared in the circuit 15. Thus, an error to write the data 17 to an inapplicable memory block can be detected.
申请公布号 JPS6486257(A) 申请公布日期 1989.03.30
申请号 JP19870242843 申请日期 1987.09.29
申请人 NEC CORP 发明人 KUBOTA TOMOAKI
分类号 G06F11/00;G06F12/16 主分类号 G06F11/00
代理机构 代理人
主权项
地址