| 摘要 |
A comparator circuit for comparing an input signal Ein with a reference signal Vref. The comparator circuit includes an input circuit 1, a capacitor 4, first and second supply circuits 15,16, a voltage-stabilizing circuit 6, an output circuit 7 and control means phi , phi . The input circuit selectively supplies either the input signal, or the reference signal to node 1N. The first supply circuit 15 supplies potential VDD to node 3N when the potential at node 2N is above a first voltage potential V1, and the second supply circuit supplies potential VDD to node 4N when the potential at the second node is above a second voltage potential V2. The voltage-stabilizing circuit 6 selectively connects the output terminal to a supply terminal, or a ground terminal. The output circuit includes an inverter circuit 2 and a switching circuit 3. The control means controls the comparator circuit so that during an equalizing period, the circuit produces a balance voltage Vbal, and during a sampling period, the circuit compares the input signal with the reference signal.
|
