| 摘要 |
PURPOSE: To obtain a CMOS address buffer, which does not cause a meaningless address, by providing a Schmitt trigger that operates when a column address strobe signal and its inversion signal are inputted by a control clock, an output buffer, a transmission gate, a latch circuit and an output buffer. CONSTITUTION: The source of a P type FET of a Schmitt trigger 200 is connected to a power supply VCC, the drain is serially connected to a P type FET 51 and N type FETs 52 and 53 and a connecting point 66 of the elements 52 and 53 is connected to the source of a feedback FET. When an inversion signalϕCAL'H' of a column address strobe is inputted, the trigger 200 is made operable, an inversion logic state of an input address signal Ai 'H' is outputted and an 'L' is obtained on an output line 63 through an inverter 220, a latch circuit 300 and the buffers of inverters 260 to 280. Since an FET 50, which interrupts the VCC by a control clock, and a feedback FET 54 are synchronized in the trigger 200, no meaningless address signal is generated in an output signal CAi and its inversion CAi .
|
