发明名称 POWER SUPPLY BREAK CONTROL SYSTEM
摘要 <p>PURPOSE:To ensure the automatic break of a power supply and to prevent the runaway even though a system or an SVP, etc., has abnormality, by controlling the timer of an automatic operating device via an OS of the system main body to the SVP so that the power supply breaking time point is updated. CONSTITUTION:A control signal S is sent to an SVP from an OS at a time point t1 and a power supply is broken 2hr later. For this purpose, a power-off instruction is sent to an automatic operating device ARC. Then a control instruction is sent to the SVP at a time point t2 when 2hr passed to set again a power supply breaking time point t3 at the ARC 2hr later. Hereafter this time setting operation is repeated. Thus the power supply is automatically broken after 2hr from the time point, e.g., t3, for example, when a timer is updated last even in such a case where a system has some abnormality and a JOB END instruction is not received from the OS so that the transmission of the power-off instruction is impossible to the ARC from the SVP since the control instruction is not sent either for update of the power supply breaking time point of the ARC.</p>
申请公布号 JPS6464021(A) 申请公布日期 1989.03.09
申请号 JP19870220433 申请日期 1987.09.04
申请人 FUJITSU LTD 发明人 MATSUSHIMA YASUKAZU
分类号 H02J1/00;G06F1/00;G06F1/26 主分类号 H02J1/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利