发明名称 ANALOGUE SWITCH AND SAMPLE-AND-HOLD CIRCUIT WITH ANALOGUE SWITCH
摘要 <p>PURPOSE:To prevent a gate control signal from appearing in output, by providing an N-channel FET and a P-channel FET such that they have an identical gate width and an identical amount of coverage of the gates. CONSTITUTION:A sample-and-hold circuit comprises an N-channel FET and a P-channel FET whose source and drain are connected to the source and drain of the N-channel FET, respectively, said FETs having an identical gate width and an identical amount of coverage of the gates. Accordingly, even if positional deviation of mask or any other problem occurs, the FETs are allowed to have balanced gate capacitances, whereby any noise due to gate capacitance is cancelled and variance in gate capacitance can be reduced substantially.</p>
申请公布号 JPS6446979(A) 申请公布日期 1989.02.21
申请号 JP19870202968 申请日期 1987.08.14
申请人 OKI ELECTRIC IND CO LTD 发明人 YAMAZAKI SEIICHI;INOUE HIROAKI;TAKASHIMA SUMIHIRO;SHISHIKURA HIROHISA
分类号 H01L29/78;G02F1/136;G02F1/1368;G11C27/02;H01L21/8234;H01L27/088;H01L27/092;H03K17/14;H03K17/16;H03K17/687 主分类号 H01L29/78
代理机构 代理人
主权项
地址