发明名称 Method and apparatus for interconnecting processors in a hyper-dimensional array
摘要 A massively parallel processor comprising 65,534 (=216) individual processors is organized so that there are 16 (=24) individual processors on each of 4,096 (=212) integrated circuits. The integrated circuits are interconnected in the form of a Boolean cube of 12 dimensions for routing of message packets. Each circuit board carries 32 (=25) integrated circuits and each backplane carries 16 (=24) circuit boards. There are eight (=23) backplanes advantageously arranged in a cube that is 2x2x2. Each integrated circuit on a circuit board is connected to five integrated circuits on the same board which are its nearest neighbors in the first five dimensions. Further, each integrated circuit is also connected to four other integrated circuits on different circuit boards, but on the same backplane. Finally, each integrated circuit is also connected to three other integrated circuits, each on a different backplane. As a result of this arrangement, all message packets are first routed to nearest neighbor ICs located on the same circuit board; all message packets are then routed to nearest neighbor ICs located on the same backplane; and finally, all message packets are then routed to nearest neighbor ICs located on different backplanes.
申请公布号 US4805091(A) 申请公布日期 1989.02.14
申请号 US19850740943 申请日期 1985.06.04
申请人 THINKING MACHINES CORPORATION 发明人 THIEL, TAMIKO;CLAYTON, RICHARD;FEYMAN, CARL;HILLIS, W. D.;KAHLE, BREWSTER
分类号 G06F15/16;G06F13/40;G06F15/173;G06F15/80;(IPC1-7):G06F15/16;G06F1/00 主分类号 G06F15/16
代理机构 代理人
主权项
地址