发明名称 Method for forming contact portion in semiconductor integrated circuit devices
摘要 A method of manufacturing semiconductor devices according to the present invention includes the steps of forming an element isolation region on the main surface of a semiconductor substrate of a first conductivity type, forming a high impurity concentration layer of a second conductivity type in the surface area of a portion of the semiconductor substrate defined by the element isolation region, and forming a first insulation film on the entire surface of the resultant semiconductor structure. Thereafter, a contact hole is formed in the first insulation film which is formed on the high impurity concentration layer, a semiconductor layer containing an impurity of the same conductivity type as the high impurity concentration layer is formed on the first insulation film, and a second insulation film is formed on the semiconductor layer. After this, a planarization film is formed on the entire surface of the second insulation film and is then selectively removed by anisotropic etching, to leave part of the planarization film filling the contact hole. Then, the portion of the planarization film exposed by the anisotropic etching is removed, a metal layer is formed on the entire surface of the resultant semiconductor structure, and the metal layer and semiconductor layer are patterned to form a laminated structure of a wiring layer.
申请公布号 US4800176(A) 申请公布日期 1989.01.24
申请号 US19880183138 申请日期 1988.04.19
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 KAKUMU, MASAKAZU;ASAMI, TETSUYA
分类号 H01L21/3205;H01L21/768;(IPC1-7):H01L21/283 主分类号 H01L21/3205
代理机构 代理人
主权项
地址