发明名称 Stable substrate bias generator for MOS circuits
摘要 A circuit for controlling substrate bias voltage of a MOS semiconductor substrate. A first level detector monitors the substrate voltage and when the substrate bias falls below a threshold value, the first level detector couples an oscillator to cause a charge pump to pump charges into the substrate until the threshold level is again reached. A second detector operates as an excess negative voltage detector. This second detector monitors the substrate and when the bias voltage exceeds a predetermined limit, the second detector activates a clamper which drives the substrate toward ground potential until the bias voltage is again under the predetermined limit. By this technique the substrate bias is kept between the first threshold level and the maximum limit level. The first and second detectors are comprised of two transistor circuits, wherein the first leg is comprised of a depletion transistor and at least one enhancement transistor coupled between the supply voltage and the substrate. The second leg is comprised of two depletion transistors coupled between the supply voltage and its return. The junction of the depletion and the enhancement transistor of the first leg is coupled to the gate of one of the depletion transistors in the second leg such that the second leg is biased by the voltage on the junction of the transistors of the first leg which monitors the substrate voltage. The two legs determine the activation point of the detectors. The second detector is made to have at least one more enhancement transistor than the first detector to establish the limit level to be above that of the threshold level.
申请公布号 US4794278(A) 申请公布日期 1988.12.27
申请号 US19870139855 申请日期 1987.12.30
申请人 INTEL CORPORATION 发明人 VAJDIC, BRANISLAV
分类号 G05F3/20;(IPC1-7):H03K17/22;H03K3/01 主分类号 G05F3/20
代理机构 代理人
主权项
地址