发明名称 SYSTEM FOR CONTROLLING RE-START OF DATA PROCESSOR
摘要 PURPOSE:To improve the automatic recovery capacity of a device for the runaway of a program, by monitoring the abnormal execution state of the program by both the program of high hierarchy and the program of low hierarchy. CONSTITUTION:When the output of a reset signal 1.2 from a data processor 1 stops, a monitoring timer 3 times up, and outputs a reset signal 3.1. The signal 3.1 resets the processor 1. Also, the processor 1 outputs a count up signal 1.3 from the program of low hierarchy to a counter 4. Meanwhile, a timer 6 checks a timer value at every inputting of the signal 1.2 and when the timer 6 times up, the timer outputs a qualification start up signal 6.1 to a register 5. The register 5 inputs the value 4.1 of the counter 4 by the signal 6.1, and compares it with a preceding value inputted by the signal 6.1 just before. When they coincide with the result of comparison, it decides that the execution of the program of low hierarchy is abnormal, and outputs a re-start signal 5.1 to the processor 1. In such a way, it is possible to combine duplicated monitoring re-start functions.
申请公布号 JPS63316145(A) 申请公布日期 1988.12.23
申请号 JP19870151197 申请日期 1987.06.19
申请人 HITACHI DENSHI LTD 发明人 MIYAZAKI MASAMITSU
分类号 G06F11/14;G06F11/30 主分类号 G06F11/14
代理机构 代理人
主权项
地址