发明名称 OUTPUT BUFFER CIRCUIT
摘要 PURPOSE:To decrease the peak current by connecting plural MOS transistors(TRs) between an output terminal and a power terminal and making part of the plural MOS TRs conductive when a power voltage VDD and a potential of an output terminal showing a peak in a ground GND current as a buffer starts moving. CONSTITUTION:P-channel MOS TRs QP1, QP2 are connected between the output terminal OUT and the VDD, and N-channel MOS TRs QN1, QN2 are connected between the output terminal OUT and the GND. The peak current of the VDD and GND at an output buffer is large when the potential at the output terminal starts changing from a low to a high level or from a high to a low level and the current flows to the two MOS TRs QP1, QN1. Thus, the peak of the VDD and GND current at the operation of the output buffer is decreased by reducing the size of them.
申请公布号 JPS63304711(A) 申请公布日期 1988.12.13
申请号 JP19870141741 申请日期 1987.06.05
申请人 NEC CORP 发明人 SUGIYAMA NOBUYUKI
分类号 H01L21/8238;H01L27/08;H01L27/092;H03K17/16 主分类号 H01L21/8238
代理机构 代理人
主权项
地址