| 摘要 |
PURPOSE:To receive data at high speed and a rapid response by executing the data receiving with the interruption routine of a microprocessor, and receiving many data once in the interruption routine by matching to the transfer speed of data. CONSTITUTION:A receiving circuit 1 which received and stores data and returns an acknowledging signal to a data transmitter, and a CPU 12 to control the receiving action of the receiving circuit 11 and a printer 13 connected to the receiving circuit 11, are equipped. The data receiving is executed by the interruption routine of the microprocessor, and many data are once received in the interruption routine by matching to the transfer speed of the data. Thus, the high speed data receiving and the rapid response can be realized.
|
