摘要 |
A logic analyzer has a plurality of data channels and clock channels which are connectible to a digital circuit. Each clock channel has associated therewith a temporary memory connected to all of the data channels, and the data stored in the temporary memories are successively delivered to a data memory under the control of master clock signals.
|