发明名称 VIRTUAL CPU FLAG FORMING DEVICE
摘要 PURPOSE:To easily make one circuit corresond to various objective CPUs and to sharply simplify the circuit by connverting logics to be rearranged to farmwares. CONSTITUTION:A 4-input multiplexer 2 on a prescribed position coincident with a flag meaned by a vitual CPU flag E based on a 4-input multiplexer selecting signal B and an output from an n1 input multiplexer 1 is selected out of four inputs. One flag selected out of objective CPU flags D is outputted from the 4-input multiplexer 2 on the prescribed position and the result is latched in a latch circuit 3 based on latch clock signal C. All the flags D of the objective CPU are rearranged into the flags E of the virtual CPU by repeating said operation by the number n1 of flags D of the objective CPU. Consequently, the device can be allowed to correspond to various objective CPUs and the circuit can be simplified.
申请公布号 JPS63282844(A) 申请公布日期 1988.11.18
申请号 JP19870116890 申请日期 1987.05.15
申请人 TAKAOKA IND LTD 发明人 ISHIHARA MUNETOSHI;TAKAOKA YOSHIRO
分类号 G06F11/28;G06F9/44;G06F9/455 主分类号 G06F11/28
代理机构 代理人
主权项
地址
您可能感兴趣的专利