发明名称 DISPLAY CONTROLLER
摘要 PURPOSE:To prevent a data generation circuit from being increased even if the number of plain memories increases by generating data which are to be written in plural plain memories from the data generation circuit in time division and writing data which have been generated in time division into the prescribed plain memories in corresponding time. CONSTITUTION:A memory control circuit 9 outputs data which are to be written in the plain memories 1a-1d from the data operation circuit in time division. Said circuit 8 simultaneously outputs address signals designating the plain memories 1a-1d. Data are written in the plain memories 1a-1d in accordance with a value which has been set in a positive plain register 6. Thus, a display controller which operates by one data generation circuit can be obtained irrespective of the number of the plain memories.
申请公布号 JPS63279382(A) 申请公布日期 1988.11.16
申请号 JP19870115130 申请日期 1987.05.12
申请人 MITSUBISHI ELECTRIC CORP 发明人 SHIGA MINORU;HATASHITA TOYOHITO
分类号 G06F3/153;G06T11/00;G09G5/36;G09G5/39 主分类号 G06F3/153
代理机构 代理人
主权项
地址