发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT MODULE
摘要 PURPOSE:To prevent contact between outer leads attributable to the bend of a multilayer interconnection substrate by a method wherein the distance between surface-mounted semiconductor integrated circuits is so set that it may be longer toward the middle of the multilayer interconnection substrate. CONSTITUTION:On a multilayer interconnection substrate 1, a plurality of surface mount type semiconductor integrated circuits 2 is laterally installed. Here, when the distances of outer leads of the semiconductor integrated circuits 2 measured from an end of the multilayer interconnection substrate 1 are presumed to be d1, d2, and d3, the relationship between the distances should be d3>d2>d1. That is, the distances d3 and d2 at and near the middle of the multilayer interconnection substrate 1 are so set that outer leads 3 will not experience mutual contact because of a bend of the multilayer interconnection substrate 1. With the module being designed as such, in a process of inserting the multilayer interconnection substrate 1 into a receptacle through the intermediary of external terminals 4, contact between outer leads 3, which is apt to take place at the middle where outer leads 3 experience the greatest degree of bend reflecting the bend of the multilayer interconnection substrate 1, may be prevented.
申请公布号 JPS63276261(A) 申请公布日期 1988.11.14
申请号 JP19870111923 申请日期 1987.05.08
申请人 NEC CORP 发明人 HANNAI SEIICHI
分类号 H05K1/18;H01L23/52;H01L25/10;H01L25/18;H05K1/14 主分类号 H05K1/18
代理机构 代理人
主权项
地址