发明名称 PIN GRID ARRAY SEMICONDUCTOR MODULE
摘要 PURPOSE:To improve the resistance to humidty of a module, by a method wherein, after a printed wiring board is once subjected to hole-sealing process, and a semiconductor chip os mounted, the whole surface of the printed wiring board except a heat dissipation part and an electrode terminal part of the chip is molded with epoxy resin to constitute a double-sealing. CONSTITUTION:Before electrode terminals 5 are arranged, a printed wiring board 1 is once impregnated with hole-sealing agent, by masking a semiconductor chip mounting part 2 and electrodes 4, and the whole surface of the printed wiring boad containing through-holes and excepting the semiconductor chip mounting part 2 and the electrodes 4 is subjected to a hole-sealing process. After the electrode terminals 5 are arranged on the printed wiring board 1, and a semiconductor chip 3 is mounted, the chip is sealed by a metal cap 7 to prevent moisture from permeating into the chip mounting part 2. Then epoxy resin powder is deposited on the whole surface excepting the metal cap 7 and the electrode terminals 5, and the whole surface of the printed wiring board 1 is uniformly covered with an epoxy resin layer 9. Thereby, the resistance to humidity of the whole surface of a module can be improved.
申请公布号 JPS63275148(A) 申请公布日期 1988.11.11
申请号 JP19870111311 申请日期 1987.05.06
申请人 NEC CORP 发明人 MORITA TAKASHI
分类号 H01L23/02;H01L23/00 主分类号 H01L23/02
代理机构 代理人
主权项
地址