发明名称 INSTRUCTION EXECUTION CONTROL SYSTEM
摘要 PURPOSE:To evade the execution of a redundant instruction contained in a program by providing an instruction code with a redundancy display bit indicating whether or not an instruction is a redundant instruction and a control flag indicating whether or not the redundant instruction is executed, and providing an execution control part which controls the execution of the redundant instruction according to the redundancy display bit and control bit. CONSTITUTION:The redundancy display bit G which indicates whether or not the instruction is the redundant instruction is provided in the instruction code to discriminate redundant instructions for debugging and option in the program. Then whether or not this redundant instruction is executed is determined by an execution control part 13 according to the control flag C which is set in a storage part 12 from outside. Therefore, when the redundant instruction is not executed, this instruction code ends only by fetch operation and is not supplied to the instruction execution part 1b, so the execution of the redundant instruction in the program is evaded automatically and the execution speed of the program which contains the redundant instruction is improved.
申请公布号 JPS63271530(A) 申请公布日期 1988.11.09
申请号 JP19870106074 申请日期 1987.04.28
申请人 FUJITSU LTD 发明人 KUMAZAWA TADASHI
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址