发明名称 DUPLEX COMPUTER SYSTEM
摘要 PURPOSE:To eliminate the deterioration of overall reliability of a system by providing an independent interruption request signal line to transmit the interruption requests to a CPU from two interruption input devices. CONSTITUTION:The CPU 1 and 2 that received the interruption request signals 16 and 17 give accesses to the input devices 8 and 9 respectively via a bus switch device 5. The CPU 1 and 2 know the inputs of interruptions among plural ones by reading the interruption factor registers 18 of both devices 8 and 9 and having accesses and also reset the factors stored in a temporary memory circuit 21 by giving the write accesses to the reset registers 19 when the processing is through with an input interruption factor. Thus it is possible to realize simply a method to supply the same interruption signal to two duplex CPUs from a control subject and also to cause the deterioration of overall deterioration of a duplex computer system due to the increase of a common part that is most important in said system.
申请公布号 JPS63266548(A) 申请公布日期 1988.11.02
申请号 JP19870099837 申请日期 1987.04.24
申请人 HITACHI LTD 发明人 ICHIKAWA TETSUO;MORI HIDEAKI;KASAI MASAHIKO;SATO TOMOKATSU
分类号 G06F11/18;G06F15/16;G06F15/177 主分类号 G06F11/18
代理机构 代理人
主权项
地址