发明名称 PATTERN DETECTING SIGNAL BINARIZATION CIRCUIT
摘要 PURPOSE:To constantly obtain a proper slice level by following a slice level to an original signal with respect to a base material part to be detected and reducing the slice level with a constant coefficient with respect to a pattern part to be detected. CONSTITUTION:A pattern detecting signal and the slice level from a buffer 19 are compared in a comparator 20 to output a binarization signal and a switch 11 is opened and closed according to this signal. In the base material part to be detected, the output of the comparator 20 goes to a low level to turn on the switch 11 and time constant circuits 12, 13 are charged, so that the output of a buffer 15 is substantially similar to the original signal and said slice level follows the original signal. In the pattern part to be detected, the output of the comparator 20 goes to a high level to turn off the switch 11, an electric charge stored in the tie constant circuits 12, 13 is discharged, the output of the buffer 15 is gradually reduced, so that said slice level is reduced with the constant coefficient.
申请公布号 JPS63262768(A) 申请公布日期 1988.10.31
申请号 JP19870096132 申请日期 1987.04.21
申请人 FUJITSU LTD 发明人 OKA KOJI;ANDO MORITOSHI
分类号 G01B11/24;G01D5/244;G01D5/245;G06T1/00;H05K3/00 主分类号 G01B11/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利