发明名称 ERRONEOUS ACTION PREVENTING CIRCUIT
摘要 PURPOSE:To prevent erroneous action due to simultaneous action by providing a level sensing circuit and a threshold changing circuit to the input buffer of an integrated circuit. CONSTITUTION:Inverters 2 and 3 of an input buffer 1 are respectively composed of P channel transistors 5 and 7, and N channel transistors 6 and 8, and an LT inverter 4 is composed of a P channel transistor 9 and an N channel transistor 10. When an input signal is a high level, a GND level is raised by the simultaneous action of an output and the rise of the GND level is sensed by the LT inverter 4, an N channel transistor 12 is turned on, and the threshold level of the input circuit is lowered. Thus, the erroneous action due to the synchronizing action of the output can be prevented.
申请公布号 JPS63250216(A) 申请公布日期 1988.10.18
申请号 JP19870085069 申请日期 1987.04.06
申请人 NEC IC MICROCOMPUT SYST LTD 发明人 IKEDA KOJI
分类号 H03K19/003;H03K19/0175 主分类号 H03K19/003
代理机构 代理人
主权项
地址