发明名称 INSULATED-GATE FIELD-EFFECT TRANSISTOR AND MANUFACTURE THEREOF
摘要 PURPOSE:To prevent source, drain junction breakdown strength from decreasing and a leakage from increasing while a punch-through or a short channel effect is suppressed by selectively forming a channel impurity layer at the center of a channel region. CONSTITUTION:A channel impurity layer 6 is selectively formed at a center except the ends of source, 4, drain 5 side ends of a channel region. Thus, even when a channel impurity layer 6 is formed in a relatively high concentration, it can suppress the increase in the junction leakage of the source, 4 the drain 5 and the decrease in its bonding breakdown strength. Since a channel surface electric field near the drain is reduced, an impact ionization can be suppressed. Since its threshold value is determined by the channel impurity layer at the center of the channel region, a short channel effect can be suppressed. As a result that the increase in the junction capacity of the source, the drain can be suppressed, high speed operation characteristic is obtained.
申请公布号 JPS63241965(A) 申请公布日期 1988.10.07
申请号 JP19870074141 申请日期 1987.03.30
申请人 TOSHIBA CORP 发明人 TAKATOU HIROSHI
分类号 H01L29/78;H01L21/336;H01L29/10 主分类号 H01L29/78
代理机构 代理人
主权项
地址
您可能感兴趣的专利