| 摘要 |
<p>A logic cell, for use in a semicustom chip, which is comprised of a plurality of transistors that are integrated into a semiconductor substrate and are interconnected within the cell to perform a logic function. This cell has sidewalls (21, 22, 23, 24) which define the space in the chip which contains all the transistors and their interconnections within the cell; at least one of the sidewalls (e.g., 22 and 24) is shaped to include a step which gives the cell a narrow top and a wide bottom; and one or more of the cell's transistors lies below the step in the wide bottom of the cell. Many of these cells are arranged in spaced apart rows (R1 and R2) on the semicustom chip in which the narrow tops of the cell line up. Conductors (11) which interconnect the cells are disposed in the space (CH2) between the narrow tops of the cells and over the transistors in the wide bottoms of the cells. Using this architecture, the density with which a logic cell is integrated to a semicustom chip is improved more than 100 %.</p> |
