发明名称 Logic simulation system
摘要 A simulation method and a computer therefor, i.e., a simulator, for simulating operation of a circuit employing logic gates. The simulation method is to be called the event drive method, in which the output processing is executed only when an input to cause output changes and the output level and the start and finish time for the level are sent out. Hence the number of packets of data flowing for simulation can be minimized and also the number of times of data processing is reduced. This system is applied to each component in a logic circuit, whereby the parallel execution of processing as to the parallel components is possible so as to devise the simulation at a higher speed.
申请公布号 US4775950(A) 申请公布日期 1988.10.04
申请号 US19850793258 申请日期 1985.10.31
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 TERADA, HIROAKI;ASADA, KATSUHIKO;NISHIKAWA, HIROAKI;HARA, SHUJI;MEICHI, MITSUO;OKAMOTO, TOSHIYA;ASANO, HAJIME
分类号 G01R31/28;G06F17/50;G06F19/00;(IPC1-7):G06G7/48 主分类号 G01R31/28
代理机构 代理人
主权项
地址