发明名称 MEMORY ACCESS SYSTEM
摘要 PURPOSE:To realize an access system with a little overhead by switching a memory to the bus side of the second CPU side, only when an access from the second CPU arises. CONSTITUTION:The bus A and the bus B are connected to a first CPU and a second CPU respectively, and these buses are connected selectively to the memory M1 through a selector 13. The selector 13 is connected to the bus A while the access from the bus B does not exist. When the access from the bus B is generated, a request is sent to a bus switching circuit 12 through an access request circuit 11, and the bus switching circuit 12 drives the selector 13 and connects the memory M1 to the bus B side. Since a procedure to switch the selector 13 at the time of the access from the bus A, is not necessary, the overhead comes less.
申请公布号 JPS63237154(A) 申请公布日期 1988.10.03
申请号 JP19870070371 申请日期 1987.03.26
申请人 ASIA ELECTRON KK 发明人 KURODA HIDEAKI
分类号 G06F15/16;G06F9/52;G06F13/36;G06F13/40;G06F15/177 主分类号 G06F15/16
代理机构 代理人
主权项
地址