| 摘要 |
PURPOSE:To decrease the power consumption as a control signal by providing a cascaded signal delay means, and a means inverting code of an input or an output and deriving AND with the other and obtaining a pulse shorter than the width of a clock pulse inputted to the delay means. CONSTITUTION:From a clock signal 100, the signals (a)-(d) of each different delay time are generated in the N pieces of delay elements 13 (13-1-13-N). A signal (e) is obtained by reading out successively all addresses of a PROM 12 as '1', and a signal (g) is obtained by the AND 19 of an output (b) of the delay element 13-1. Also, a signal (h) is obtained by the AND 20 of the signal (e) and the output (d) of the delay element 13-N. By setting an FF 22 by the signal (g), and resetting it by the signal (h), a control signal 117 is outputted. By the AND 21 of a signal (f) from an address 1 and the inverted 23 signal of the delayed signal (b) and the signal (c), a control signal 118 is generated. The pulse signal 118 is the minimum width required for the control of a magnetic bubble memory. According to such a constitution, the various kinds of signals having a time difference are generated, the device is operated by a control pulse signal having a small width by its combination, and the power consumption is decreased.
|
