发明名称 TRANSMISSION SYSTEM FOR DATA
摘要 PURPOSE:To shorten the transmission time of data by providing an address conversion part which converts an address of a main memory which is outputted to an address bus into an address of a shared memory between the address bus and shared memory. CONSTITUTION:When the DMA transfer of data from an input/output control part 14 to the main memory 12 is performed, the address conversion part 18 provided between the address bus 16 and shared memory; 13 converts an address of the main memory 13 which is outputted to the address bus 16 into an address of the shared memory 13. Therefore, the shared memory 13 can be stored with the data and data transmission to the shared memory 13 can be performed simultaneously with data transmission to the main memory 12. Thus, the time of the data transmission can be shortened.
申请公布号 JPS63231669(A) 申请公布日期 1988.09.27
申请号 JP19870066076 申请日期 1987.03.20
申请人 FUJITSU LTD 发明人 SHIRATO MASATO;NIIMURA HIKARI
分类号 G06F13/38;G06F15/16;G06F15/167;G06F15/177 主分类号 G06F13/38
代理机构 代理人
主权项
地址