发明名称 |
Memory unit. |
摘要 |
<p>A memory unit includes a dual port memory (15) provided with a RAS input terminal and a WB/WE input terminal adapted to receive a RAS clock signal and a bit select clock signal, respectively. A first signal generator (17) generates the RAS clock signal and the bit select write signal at a timing at which the dual port memory (15) performs the normal write operation, whereas the bit select write operation is carried out in response to clock signals supplied from a second signal generator (18) at another timing. A selective one of the first and second signal generators (17,18) is made operative in response to at least one bit mode-specifying data supplied from CPU (11). Both of the first and second signal generators receive a continuous signal from CPU so that they are in a position to send the signals of different timings to the dual port memory responsive to the mode-specifying data.</p> |
申请公布号 |
EP0283223(A2) |
申请公布日期 |
1988.09.21 |
申请号 |
EP19880302167 |
申请日期 |
1988.03.11 |
申请人 |
BROTHER KOGYO KABUSHIKI KAISHA |
发明人 |
HATTORI, TOMOAKI C/O BROTHER KOGYO K.K. |
分类号 |
G06F12/00;G06F12/04;G06F13/16;G11C7/10;G11C8/16 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|