MANUFACTURE OF SEMICONDUCTOR DEVICE WITH REDUCED PACKAGING STRESS

摘要

A semiconductor device contains a stress-relief layer (46) having a glass transition temperature below 150 DEG C. The layer generally lies above an electrical interconnection system (12) in the device but does not overlie bond pad areas. This substantially alleviates thermally induced stress that could otherwise damage electronic components in the device while simultaneously allowing the maximum stress on electrical conductors (32 and 34) that protrude from the external package coating (48) to occur at bonding areas which can tolerate the stress. The layer is preferably made by lithographic patterning.