发明名称 SCRAMBLED BINARY TYPE TRANSMISSION SYSTEM
摘要 PURPOSE:To attain synchronous detection and the restoration of information by preparing a frame synchronization detecting signal consisting of one pattern on the reception side and detecting a frame synchronization, and resetting a circuit for descrambling the redeived information, by this detecting signal. CONSTITUTION:A descramble means is an asynchronous type descramble circuit 12, and constituted so that an output signal from an EOR gate 6 is not inputted to a descramble signal generator 7, and its own descramble signal generator 7 outputs a descramble signal. Also, this descramble signal generator 7 is reset by a reset signal 15. Accordingly, whenever this reset signal 15 is supplied, a signal outputted from the descramble signal generator 7 goes to the same pattern. In such a way, by allowing this descramble signal to correspond in advance to a scramble signal of a transmission side, an original signal of the transmission side can be restored to a terminal 13.
申请公布号 JPS63226145(A) 申请公布日期 1988.09.20
申请号 JP19870058846 申请日期 1987.03.16
申请人 HITACHI LTD 发明人 ARITA SETSUO
分类号 H04J3/06;H04L7/00;H04L7/08 主分类号 H04J3/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利