| 摘要 |
<p>A cache memory control system includes a circuit for clearing valid bits of data and address data, both of which are stored in a cache memory (20), a circuit (1) for outputting a signal representing valid bits are being cleared, and a circuit for changing the cache memory (20) from cache access status to cache bypass status in response to the signal representing that the valid bits are being cleared.</p> |
