发明名称 DATA BUS CONTROLLER
摘要 PURPOSE:To prevent an oscillation phenomenon on a data bus by setting a flip-flop FF when a memory read signal outputted from a CPU is active and then resetting the FF when the output of a gate circuit is inactive. CONSTITUTION:An FF25 is set when the memory read signal outputted from a CPU 1 is active and then reset when the output of a gate circuit 26 is inactive respectively. Therefore, the conducting direction of a bidirectional driver 15 is fixed in a read mode before the output control signal given to the driver 15. At the same time, the fixed conducting direction is kept even after the output control signal is inactive and the driver 15 is cut off. Thus the driver 15 conducts only in the direction where the driver 15 moves toward the CPU 1 from a peripheral circuit in the read mode. As a result, an oscillation phenome non is prevented on a data bus 7.
申请公布号 JPS63192149(A) 申请公布日期 1988.08.09
申请号 JP19870025383 申请日期 1987.02.05
申请人 NISSIN ELECTRIC CO LTD 发明人 EMURA TOKUO
分类号 G06F13/36;G06F13/20 主分类号 G06F13/36
代理机构 代理人
主权项
地址