Integrated circuit method using polycrystalline layers and contacts.

摘要

A method is disclosed for fabricating improved integrated circuit devices which produces small device areas without relying upon restrictive photolithography tolerances. Four polycrystalline silicon layers are used to fabricate and contact the device regions, to achieve a relatively planar structure, and to reduce the size of device regions below normal photolithographic tolerances. A master mask is used to define the basic footprint of the device in combination with easy to align block-out masks in each lithography step. Means and methods for many types of devices such as complementary lateral and vertical bipolar transistors, JFETs, Sits, MOSFETs, resistors, diodes, capacitors and other devices which can be simultaneously fabricated are also described.