摘要 |
A data-processing apparatus having a processor, a read-write memory, a data bus, a program counter, a program memory and an instruction register. There is also a feedback finite-state machine possessing a multibit-wide output whose bits are determined in at least two successive machine cycles. This output is connected to a comparator which has its other input connected to the instruction register. A certain equality condition can invalidate the current instruction so that the latter acts as a rapidly performable dummy (NOP) instruction and a program jump can be performed. In a further expansion another multibit-wide output of the finite-state machine can be coupled to the data bus via a decoding circuit.
|