发明名称 DATA PROCESSOR
摘要 PURPOSE:To perform the arithmetic processing and the transmission of data in parallel with each other and to attain the arithmetic processing at a high speed, by using two data storing means to use one of both means for transmission of data to the outside while the other is used for the arithmetic processing. CONSTITUTION:One of two data memories DM1 and DM2 can perform the transmission of data to the outside while the other is used for the arithmetic processing via an arithmetic part MAU. For instance, the data stored in the DM1 is supplied to the part MAU and multiplied by the data stored in a data memory DM3. This arithmetic result is supplied again to the DM1. When such an internal data transfer operation is carried out for arithmetic, the DM2 transmits the previous arithmetic result to the outside and at the same time receives the data needed for the next arithmetic from outside through an external data transmission operation. Such a memory selecting operation is carried out when an execution part EXEC applies the selection control signal phidm to the data multiplexers DMPX1 and DMPX2 respectively.
申请公布号 JPS63180151(A) 申请公布日期 1988.07.25
申请号 JP19870009809 申请日期 1987.01.21
申请人 HITACHI LTD 发明人 KIKUCHI AKIRA
分类号 G06F12/06;G06F9/38;G06F12/00;G06F13/16;G06F17/10 主分类号 G06F12/06
代理机构 代理人
主权项
地址