发明名称 DIGITAL SIGNAL PROCESSING INTEGRATED CIRCUIT
摘要 <p>Integrated circuits capable of carrying out transformations of the "cosine transformation" type, used more particularly for the digital processing of images with a view to information compression. The versatile and compact circuit architecture involves dividing a bus into sections separated by switches actuated in phase opposition; certain sections are coupled to computing operators, whereas others are coupled to memories serving for reorganizing the order in which the data is presented to the following operators.</p>
申请公布号 JPS63167967(A) 申请公布日期 1988.07.12
申请号 JP19870325135 申请日期 1987.12.22
申请人 S J S- THOMSON MIKUROEREKUTORONIKUSU SA 发明人 JIYOERU KANBONII
分类号 G06F17/10;G06F17/14 主分类号 G06F17/10
代理机构 代理人
主权项
地址