发明名称 |
PHASE LOCKING LOOP |
摘要 |
A phase-lock loop includes a tristate phase detector, a filter and a voltage-controlled oscillator connected in a loop for regenerating clock signals in response to a sequence of data signals applied to the input terminal of the tristate phase detector and the loop. The tristate phase detector opens its output lead whenever a zero is applied to the input terminal of the loop. A resistor is interposed between the tristate phase detector and the loop filter to clamp excursions of a control signal, causing the filter to produce a consistent tuning control signal and forcing the voltage-controlled oscillator to oscillate at a frequency within a preselected frequency range independent of the ones density in the digital sequence applied to the input terminal of the loop. |
申请公布号 |
JPS63167542(A) |
申请公布日期 |
1988.07.11 |
申请号 |
JP19870317651 |
申请日期 |
1987.12.17 |
申请人 |
AMERICAN TELEPH & TELEGR CO <ATT> |
发明人 |
HENRI JIYOOJI ANSERU;JIEFURI HARISU SAUNDAAZU |
分类号 |
H03L7/14;H03L7/089;H04L7/027;H04L7/033 |
主分类号 |
H03L7/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|