摘要 |
The adder circuit according to the subject of the invention differs from the adder circuit according to P 3642053.0 in that a combined raising and code conversion circuit (30), which consists of 12 AND circuits each with two inputs, five OR circuits each with two inputs, two diodes and three negating circuits, is used as the output circuit. <IMAGE>
|