发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
摘要 PURPOSE:To obtain a signal with an optional output level with simple means by outputting an output voltage of a level generating circuit via a switch element subject to switch control according to a signal to be outputted. CONSTITUTION:Level generating circuits VHG, VLG form voltages according to the high level and low level in response to the logic circuit designated among plural high and low levels in response to the plural kinds of logic circuits respectively. Thus, when a signal D has a high level, a switch MOSFETQ1 is turned on and a voltage formed by the level generating circuit VHG is sent to an output terminal Dout. When the signal D is at a low level, the switch MOSFETQ2 is turned on and the voltage formed by the level generating circuit VHG is sent to the output terminal Dout. Thus, a signal having an output level corresponding to an optional logic level is obtained by a simple means setting the output voltage of the level generating circuits VHG, VLG.
申请公布号 JPS63160414(A) 申请公布日期 1988.07.04
申请号 JP19860306455 申请日期 1986.12.24
申请人 HITACHI VLSI ENG CORP 发明人 MIZUE KATSUYA
分类号 H03K19/0175;H03K19/00 主分类号 H03K19/0175
代理机构 代理人
主权项
地址