| 摘要 |
PURPOSE:To speed up an access time by comparing the contents of a first register with the second register, and selecting the output of a block red buffer when they coincide with each other. CONSTITUTION:A read address from a CPU 200 is set in a first register 3 by a read start signal (b). By resetting the present block read address to the second register 4 from the register 3 by an answer signal from a memory 300, the successive same block read address is compared by a comparator 5. If they coincide, the data of the block read buffer 8 can be transferred to the CPU 200 without accessing a cache memory 100. Accordingly, the access time seen by the CPU 200 can be speeded up, without being aware of the error of the memory 100, etc.
|
