发明名称 ROAD AND ENGINE SPEED GOVERNOR CONTROL CIRCUIT
摘要 The disclosure relates to an engine and load speed governor (20) including an electronic control circuit (66). The control circuit comprises engine speed signal generating circuit (24) and a load speed generating circuit to provide electrical speed signals to the input of a microprocessor. The microprocessor develops motor control signals for a reversible electric motor (62) which drive the actuator (64) for the throttle limiting device (36). The motor control signals for operation in the close throttle direction and the open throttle direction are developed at different outputs of the microprocessor and applied to respective inputs of a motor driver circuit (158). The motor control signal produced by the microprocessor are time modulated, either pulse rate or pulde width, in accordance with the operating conditions of the engine or load to provide operation of the motor (62) at precisely controlled slow speeds. Unmodulated motor control signals are also produced by the microprocessor under certain operation conditions to provide operation of the motor at full speed.
申请公布号 DE3471503(D1) 申请公布日期 1988.06.30
申请号 DE19843471503 申请日期 1984.01.20
申请人 KASIEWICZ, STANLEY JOSEPH 发明人 KASIEWICZ, STANLEY JOSEPH
分类号 B60K31/04;F02D11/10;F02D31/00;(IPC1-7):F02D31/00 主分类号 B60K31/04
代理机构 代理人
主权项
地址