| 摘要 |
PURPOSE:To reduce power consumption by applying level conversion in a way that number of low or high levels as an activated level in the combination of bit information at the same time of plural sent parallel data signals is brought into a prescribed number of below and sending the result and allowing the reception side tonconvert it to the original level. CONSTITUTION:A polarity decision circuit 10 outputs polarity control signals 17, 18 converting the level of any parallel data signal from '0' to '1' so as to bring number of '0's to, e.g., '2' or below when the active level included in the combination of bit information at one and same time of plural sent parallel data signals is '0'. A transmission circuit 20 converts the bit information of the parallel data signal sent based on the polarity control signals 17, 18 and sends the result as transmission signals e-h. A reception circuit 30 receives the transmission signals e-h and the polarity control signals 17, 18 to restore the bit information converted by the transmission circuit 20 and the result is outputted as a parallel data signal. Thus, the power consumption at the output stage is reduced.
|
