发明名称
摘要 PURPOSE:To obtain an FF circuit having a wide range of utilization by forming the FF circuit of a main FF circuit and steering circuit, and allowing it to respond to even a reset input signal in addition to a clock input. CONSTITUTION:The main FF circuit formed of transistors TR1 and TR2 and resistances R1-R4 holds the TR1 on and the TR2 off, or in the reverse states, and those states are outputted from its output terminals Q and Q'. Then, TR3 and T4, and resistances R5 and R6 constitute a steering circuit for driving the main FF circuit to switch respective on-off states of the TR1 and TR2 at a rise of an input signal pulse applied to a terminal T, or to hold them in the same state as the main FF circuit in the H-level state of the input signal to the terminal T. Further, TR7 and TR8, and resistances R7 and R8 operate as a resetting function, and when the signal pulse is applied to an input terminal RP while the input signal changes from L to H and the TR2 and TR3 are turned on, the TR7 and TR8 turn on to invert the on-off states of TRs in both circuits.
申请公布号 JPS6329853(B2) 申请公布日期 1988.06.15
申请号 JP19810179466 申请日期 1981.11.09
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 OKADA SHINJI;NAKAKOJI YOKI;ARAKI FUMIAKI
分类号 H03K3/286;H03K3/288 主分类号 H03K3/286
代理机构 代理人
主权项
地址