发明名称 DIGITAL SIGNAL INPUT DEVICE
摘要 PURPOSE:To prevent an erroneous signal from being inputted to a processing circuit even at an open cord between a switch and the processing circuit by providing delay elements whose time constants differ from each other to input terminals of a RS flip-flop (FF) and constituting the titled device by a power supply giving a signal voltage to the terminals of the FF and a switch selecting the input terminals of the FF. CONSTITUTION:Time constant circuits consisting respectively of a resistor Rs, A capacitor Cs and a resistor Rr, a capacitor Cr are connected respectively to a set and a reset terminal of the RS-FF. In this case, a different time constant is given to the time constant circuits and the input terminal of the RS-FF is selected by the changeover of the switch Sw. Thus, the malfunction taking place at an open cord between the switch SW and the processing circuit A is prevented and the output of the RS-FF is kept to either the set or the reset state according to the difference in the said time constants even at a no signal state due to the open cord by the reapplication of power.
申请公布号 JPS63142912(A) 申请公布日期 1988.06.15
申请号 JP19860289860 申请日期 1986.12.05
申请人 KAYABA IND CO LTD 发明人 FUJII ATSUSHI;TAMURA TAKASHI;KURAMOTO HIROYUKI
分类号 H03K3/02;H03K3/037;H03K19/00;H03K19/0175 主分类号 H03K3/02
代理机构 代理人
主权项
地址