摘要 |
<p>A computer system with instruction and operand prefetch and having a single ALU and an instruction set which includes at least both register to register (RR) and register to storage (RS/RX) type instructions obtains improved performance by interspersing effective address calculation cycles and instruction execution cycles to take advantage of or utilize otherwise unused or wasted processing cycles while maintaining sequential instruction execution.</p> |