发明名称 DIGITAL/ANALOG CONVERTER
摘要 A plurality of members, each constructed to produce a sunstantially constant current when energized, are disposed electrically in a matrix defined by a plurality of rows and a plurality of columns. A plurality of signals cumulatively represent a digital value. Each of the signals has logic levels respectively coding for a binary "1" and a binary "0" and each has an individual binary significance. The binary signals of intermediate binary significance are decoded to activate an individual one of the rows. The binary signals of high binary significance are decoded to activate an individual one of the columns. The member common to the activated row and the activated column then receives a substantially constant current, as do all of the members of lower binary significance than such common member. The signals of lowest binary significance are also decoded to produce a current having a magnitude indicative of the binary value coded by such signals. This magnitude corresponds to that obtained by multiplying a particular portion of the substantially constant current by a ratio having a numerator the value represented by the binary signals of least binary significance and having as its denominator the maximum value capable of being coded by such binary signals. The current coding for the binary signals of least binary significance passes through a member otherwise superfluous in the matrix and preferably having an extreme position electrically in the matrix. The currents flowing through all of the members in the matrix are added in an output line to indicate an analog of the digital value.
申请公布号 JPS63133720(A) 申请公布日期 1988.06.06
申请号 JP19870250823 申请日期 1987.10.06
申请人 BURUTSUKUTORII CORP 发明人 JIYOSEFU EICHI KOORUZU
分类号 H03M1/74;H03M1/00 主分类号 H03M1/74
代理机构 代理人
主权项
地址