发明名称 SAMPLE HOLD CIRCUIT
摘要 PURPOSE:To improve the frequency characteristic and to reduce power consumption by providing a transistor (TR) of emitter follower connection to a base of a power TR and receiving an input signal from a base terminal thereof and providing a voltage holding circuit. CONSTITUTION:The voltage holding circuit 10 is connected to a connecting point Pc between a collector of a TR Q2 forming a differential pair and a base of a power amplifier TR Q3, and the voltage holding circuit 10 consists of an NPN TR Q4 whose collector/emitter path is connected between a power terminal Vcc and the connecting point Pc and whose base is connected to a control signal input terminal 11. Moreover, a constant current source circuit 12 supplying a constant current from the power terminal Vcc is connected to the connecting point Pc, a PNP TR Q5 of emitter-follower connection whose collector is connected to a ground terminal is provided and the base is connected to a signal input terminal 13. Thus, the sample-and-hold circuit having a wide dynamic range and excellent frequency characteristic is obtained.
申请公布号 JPS63119100(A) 申请公布日期 1988.05.23
申请号 JP19860264069 申请日期 1986.11.07
申请人 FUJI PHOTO FILM CO LTD 发明人 TAMAYAMA HIROSHI;YANO TAKASHI
分类号 H03K7/02;G11C27/02;H03K17/60 主分类号 H03K7/02
代理机构 代理人
主权项
地址