发明名称 PARALLEL IMAGE PROCESSOR
摘要 PURPOSE:To substantially scale down the size of a processor by constituting it of processor elements the same number of picture elements composing two-dimensional image data in its row direction. CONSTITUTION:The processor elements 31-36 are arranged one-dimensionally only in the row direction of the two-dimensional image data, and the adjacent processor elements are directly connected to communicate with each other. All the processor elements are connected to a data bus 40. Scan control circuits 41-46 controlling the I/O of data on the processor elements are arranged and connected so as to correspond to the processor elements, respectively, and they are connected one-dimensionally in the row direction sequentially. The scan control circuits 41-46 are made up of respective one-staged shift registers.
申请公布号 JPS63118885(A) 申请公布日期 1988.05.23
申请号 JP19860264522 申请日期 1986.11.06
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 AONO KUNITOSHI
分类号 G06F15/16;G06F15/173;G06F15/80;G06T1/20 主分类号 G06F15/16
代理机构 代理人
主权项
地址