发明名称 MEMORY ACCESS SYSTEM
摘要 <p>PURPOSE:To directly access a memory between processors by converting an address received via a multiprocessor bus into an address existing in a memory space of its own corresponding processor. CONSTITUTION:A processor connected to a multiprocessor bus 2 has an access control circuit 13-n. This circuit 13-n consists of deciding circuits 15-n and 16-n, an adder circuit 19-n, a subtractor circuit 20-n, etc. The circuit 16-n decides that the address applied via a multiprocessor bus 2 is allocated to a memory 12-n in its own processor. Then the circuit 20-n converts said address received via the bus 2 into an address existing in a memory space of its own corresponding processor.</p>
申请公布号 JPS63111563(A) 申请公布日期 1988.05.16
申请号 JP19860257900 申请日期 1986.10.29
申请人 NEC CORP;NEC ENG LTD 发明人 KATO AKIRA;KAWABATA HIROMI
分类号 G06F12/00;G06F12/06;G06F15/17 主分类号 G06F12/00
代理机构 代理人
主权项
地址