发明名称 Microcode testing of a cache in a data processor
摘要 In a microcoded data processor, an instruction is provided which enables the microaddress for the micromachine to be externally specified. By way of this instruction, the processor may be directed to execute special microcoded routines otherwise unavailable during normal execution. These special microcoded routines may perform useful functions such as testing in an expeditious manner portions of the circuitry of the processor which would otherwise be difficult to test. For example, the functionality of regular structures such as instruction decoding and control programmable logic arrays (PLA's) may either be gated directly out to the tester or internally analyzed before the accumulated results are presented to the tester. On-board instruction caches may also be efficiently exercised to verify that the tag portion properly determines "hits" and "misses", and that the actual instruction cache portion functions accurately.
申请公布号 US4744049(A) 申请公布日期 1988.05.10
申请号 US19870097277 申请日期 1987.09.17
申请人 MOTOROLA, INC. 发明人 KUBAN, JOHN;MACGREGOR, DOUGLAS B.;THOMPSON, ROBERT R.;MOTHERSOLE, DAVID S.
分类号 G01R31/3185;G06F11/22;G06F11/267;G06F12/00;G11C29/16;(IPC1-7):G06F9/00 主分类号 G01R31/3185
代理机构 代理人
主权项
地址
您可能感兴趣的专利