发明名称 |
CMOS integrated circuit for signal delay |
摘要 |
A CMOS integrated circuit for signal delay comprises CMOS gate circuits connected in multiple stages which deliver out an input binary signal after delaying it by a predetermined delay time. The CMOS gate circuits are arranged in a folded pattern on an integrated circuit substrate and each row of the folded pattern including a part of the CMOS gate circuits in stages of an odd number. Each of the CMOS gate circuits consists of an N channel element and a P channel element cascade-connected to each other and gate patterns of the respective channels have their width and length adjusted in such a manner that value of operating currents in these elements become equal to each other when the same external voltage has been applied to these elements.
|
申请公布号 |
US4742254(A) |
申请公布日期 |
1988.05.03 |
申请号 |
US19860914377 |
申请日期 |
1986.10.01 |
申请人 |
NIPPON GAKKI SEIZO KABUSHIKI KAISHA |
发明人 |
TOMISAWA, NORIO |
分类号 |
H01L27/092;H03K5/00;H03K5/13;(IPC1-7):H03K5/159;H03K19/094 |
主分类号 |
H01L27/092 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|